RFE=Val_0x0, UP=Val_0x0
Receive Flow Control Register
| RFE | Receive Flow Control Enable When this bit is set and the MAC is operating in full-duplex mode, the MAC decodes the received Pause packet and disables its transmitter for a specified (Pause) time. When this bit is reset or the MAC is operating in half-duplex mode, the decode function of the Pause packet is disabled. When PFC is enabled, flow control is enabled for PFC packets. The MAC decodes the received PFC packet and disables the Transmit queue, with matching priorities, for a duration of received Pause time. 0 (Val_0x0): Receive flow control is disabled 1 (Val_0x1): Receive flow control is enabled |
| UP | Unicast Pause Packet Detect A pause packet is processed when it has the unique multicast address specified in the IEEE 802.3 Specification. When this bit is set, the MAC can also detect Pause packets with unicast address of the station. This unicast address should be as specified in ETH_MAC_ADDRESS0_HIGH and ETH_MAC_ADDRESS0_LOW. When this bit is reset, the MAC only detects Pause packets with unique multicast address. Note: The MAC does not process a Pause packet if the multicast address is different from the unique multicast address. This is also applicable to the received PFC packet when the Priority Flow Control (PFC) is enabled. The unique multicast address (0x1_80_C2_00_00_01) is as specified in the IEEE 802.1 Qbb-2011 Specification. 0 (Val_0x0): Unicast pause packet detect disabled 1 (Val_0x1): Unicast pause packet detect enabled |